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FABRICATING LARGE AREA MULTI - TIER In another embodiment of the present invention , a method 
NANOSTRUCTURES for fabricating self - aligned tube structures comprises pat 
terning resist pillars on a substrate . The method further 
CROSS REFERENCE TO RELATED comprises depositing spacer material onto the substrate and 
APPLICATIONS 5 the resist pillars . The method additionally comprises per 
forming an anisotropic etch of the spacer material to define 
This application is related to the following commonly side wall spacers in a shape of a ring around the resist pillars . 
owned co - pending U . S . patent application : Furthermore , the method comprises removing a resist core 
Provisional Application Ser . No . 62 / 149 , 784 , “ Methods of within the ring shaped side wall spacers . Additionally , the 
Making Self - Aligned Multi - Tier Nanostructures Using method comprises performing an etch using the ring shaped 
Nanoimprint Lithography , ” filed Apr . 20 , 2015 , and claims side wall spacers as a mask to form the self - aligned tube 
the benefit of its earlier filing date under 35 U . S . C . $ 119 ( e ) . structures . 
In a further embodiment of the present invention , a 
GOVERNMENT INTERESTS 15 method for pattern transfer of multi - tier structures using 
nanoimprint lithography comprises nanoimprinting a multi 
This invention was made with government support under tier resist pattern using a multi - tier nanoimprint template , 
Grant No . EEC1160494 awarded by the National Science where the multi - tier resist pattern resides on a hard mask 
Foundation . The U . S . government has certain rights in the which resides on a substrate material . The method further 
invention . 20 comprises removing a residual layer of the multi - tier resist 
pattern . The method additionally comprises using the multi 
TECHNICAL FIELD tier resist pattern as an etch mask to etch the hard mask . 
Furthermore , the method comprises using the multi - tier 
The present invention relates generally to nanoimprint resist pattern and the hard mask together as an etch mask for 
lithography , and more particularly to fabricating multi - tier 25 etching into the substrate material . Additionally , the method 
nanostructures using a single lithography step without the comprises etching a lower level in the multi - tier resist 
need for alignment and overlay in the process . pattern leaving behind a narrow single tier resist pattern . In 
addition , the method comprises using the single tier resist 
BACKGROUND pattern as an etch mask to etch the hard mask . The method 
30 further comprises using the single tier resist pattern and a 
Nanoimprint lithography is a high throughput , low - cost remaining portion of the hard mask in combination as an 
lithographic technique that has demonstrated sub - 10 nm etch mask to etch into the substrate material a further time . 
feature resolution and is widely accepted as one of the The method additionally comprises removing the single tier 
potential successors to optical lithography . Currently , multi - resist pattern and the remaining portion of the hard mask 
tier nanostructures can only be achieved by using multiple 35 thereby forming a multi - tier replica structure in the substrate 
lithography steps , with intermediate nanoscale alignment material . 
and overlay steps . As critical dimensions scale down with In a further embodiment of the present invention , a 
advancing technology nodes , nanoscale alignment and over - method for forming multi - tier asymmetric nanostructures 
lay have become increasingly more challenging . These comprises creating grating structures in a polymer resist 
challenges need to be addressed for nanoimprint lithography 40 forming a resist pattern on an underlying substrate . The 
to be used for patterning high density multi - level nanoelec - method further comprises transferring the resist pattern into 
tronic circuits . the underlying substrate . The method additionally comprises 
Thus , there is a need for techniques that can enable stripping the resist pattern . Furthermore , the method com 
patterning of multiple levels or tiers of nanoscale structures prises evaporating a first metal at an angle to form an angled 
without employing intermediate alignment or overlay steps 45 first metal mask on the grating structures . Additionally , the 
in order to aid continued scaling down of critical dimen - method comprises etching the first metal to define a critical 
sions . dimension of the first metal or performing an angled etch of 
the first metal at a direction opposite as the evaporation of 
SUMMARY the first metal . In addition , the method comprises etching the 
50 substrate to form a second level of grating features using the 
In one embodiment of the present invention , a method for first metal as a mask . The method further comprises remov 
fabricating self - aligned nanoscale multi - tier templates com - ing a remaining portion of the first metal to expose multi 
prises sputtering a layer of an etch stop onto a wafer . The tiered asymmetric nanostructures . 
method further comprises depositing a layer of a template In another embodiment of the present invention , a method 
material onto the layer of the etch stop . The method addi - 55 for fabricating a bilaterally symmetric multi - tier structure 
tionally comprises patterning a resist on the template mate - comprises patterning a pair of grating structures on a sub 
rial . Furthermore , the method comprises performing a first strate material . The method further comprises transferring 
level etch of the template material using the resist as a mask . the patterned pair of grating structures into the substrate 
Additionally , the method comprises removing the resist material using a resist mask . The method additionally com 
followed by depositing spacer material on the template 60 prises removing the resist mask . Furthermore , the method 
material . In addition , the method comprises anisotropic comprises depositing spacer material until an empty space 
etching of the spacer material to define side walls spacers . within each of the pair of grating structures is filled . Addi 
The method further comprises performing a second level tionally , the method comprises etching the spacer material 
etching of the template material using the side wall spacers anisotropically to define side wall spacers on the outer edges 
as a mask until reaching the etch stop . The method addi - 65 of the pair of grating structures . In addition , the method 
tionally comprises removing the side wall spacers to reveal comprises etching the substrate material using the side wall 
self - aligned multi - tier features in the template material . spacers as an etch mask to form a second lower level . The 
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the pa 
method further comprises removing the spacer material to FIG . 15 is a flowchart of a method for forming multi - tier 
reveal a bilaterally symmetric multi - tier structure . asymmetric nanostructures in accordance with an embodi 
The foregoing has outlined rather generally the features ment of the present invention ; 
and technical advantages of one or more embodiments of the FIGS . 16A - 16J depict cross - sectional views of fabricating 
present invention in order that the detailed description of the 5 multi - tier asymmetric nanostructures using the steps 
present invention that follows may be better understood . described in FIG . 15 in accordance with an embodiment of 
Additional features and advantages of the present invention the present invention ; 
will be described hereinafter which may form the subject of FIG . 17 illustrates an alternative to step 1504 of FIG . 15 
the claims of the present invention . where an angled RIE of the metal is performed from the 
opposite direction in accordance with an embodiment of the 
BRIEF DESCRIPTION OF THE DRAWINGS present invention ; 
FIG . 18 is an SEM micrograph illustrating that the thick 
A better understanding of the present invention can be ness of the angled mask at the two edges of the gratings , 
obtained when the following detailed description is consid - though different , is not significant , in accordance with an 
ered in conjunction with the following drawings , in which : embodiment of the present invention ; 
FIG . 1 is a flowchart of a method for using imprint FIG . 19 illustrates multi - tier asymmetric nanopillars 
lithography to pattern nanoscale shapes in accordance with enabled by the present invention ; 
an embodiment of the present invention ; FIG . 20 illustrates a schematic of a genetic algorithm 
FIGS . 2A - 2D depict cross - sectional views of patterning 20 based optimization technique for optimizing WGP geometry 
nanoscale shapes using the steps described in FIG . 1 in in accordance with an embodiment of the present invention ; 
accordance with an embodiment of the present invention ; FIG . 21 is a flowchart of a method for forming asymmet 
FIG . 3 is a flowchart of a method for fabricating self - ric multi - tier wire grid polarizers in accordance with an 
aligned symmetric nanoscale multi - tier imprint templates embodiment of the present invention ; 
using lithography and side wall spacers in accordance with 25 FIGS . 22A - 22G depict cross - sectional views of forming 
an embodiment of the present invention ; asymmetric multi - tier wire grid polarizers using the steps 
FIGS . 4A - 4F depict cross - sectional views of fabricating described in FIG . 21 in accordance with an embodiment of 
self - aligned symmetric nanoscale multi - tier imprint tem the present invention ; 
plates using the steps described in FIG . 3 in accordance with FIG . 23 is a flowchart of a method for fabricating a 
an embodiment of the present invention ; 30 completed NMOS MOSFET array by imprinting with self 
FIG . 5 illustrates exemplary nanoscale non - circular cross aligned multi - tier nanoimprint templates in accordance with 
section shapes of interest in a variety of applications in an embodiment of the present invention ; 
accordance with an embodiment of the present invention ; FIGS . 24A - 24H depict cross - sectional views of fabricat 
FIG . 6 is a scanning electron microscope ( SEM ) micro - . ing a completed NMOS MOSFET array by imprinting with 
graph showing titanium nitride side wall spacers that were self - aligned multi - tier nanoimprint templates using the steps 
defined using Ar / C1 , etch chemistry in accordance with an described in FIG . 23 in accordance with an embodiment of 
embodiment of the present invention ; the present invention ; 
FIG . 7 is an SEM micrograph showing sub - 100 nm FIGS . 25A - 25B are a flowchart of a method for forming 
self - aligned symmetric multi - tier structures formed using a 40 an exemplary self - aligned NMOS MOSFET array with 
single lithography step while completely eliminating the lightly doped source / drain regions suitable for short channel 
alignment and overlay steps in accordance with an embodi devices in accordance with an embodiment of the present 
ment of the present invention ; invention ; 
FIG . 8 is a flowchart of a method for fabricating self - FIGS . 26A - 26P depict cross - sectional views of forming 
aligned silicon tube structures in the nanoscale in accor - 45 an exemplary self - aligned NMOS MOSFET array with 
dance with an embodiment of the present invention ; lightly doped source / drain regions suitable for short channel 
FIGS . 9A - 9F depict cross - sectional views of fabricating devices using the steps described in FIGS . 25A - 25B in 
self - aligned silicon tube structures in the nanoscale using the accordance with an embodiment of the present invention ; 
steps described in FIG . 8 in accordance with an embodiment FIG . 27A illustrates the first lithography step for p - type 
of the present invention ; º dopant implantation in accordance with an embodiment of FIG . 10 is a Scanning Electron Microscope ( SEM ) micro the present invention ; graph of silicon tubes formed using method 800 in accor FIG . 27B illustrates the second lithography step for n - type dance with an embodiment of the present invention ; dopant implantation in accordance with an embodiment of FIG . 11 is a method for fabricating a silicon tube capaci 
tors by dry etching of silicon in accordance with an embodi - 55 ss the present invention ; 
ment of the present invention ; FIG . 28 is a flowchart of a method for fabricating a 
FIGS . 12A - 120 depict cross - sectional views of fabricat - bilaterally symmetric structure in accordance with an 
ing a silicon tube capacitors by dry etching of silicon using embodiment ; 
the steps described in FIG . 11 in accordance with an FIGS . 29A - 29F depict cross - sectional views of fabricat 
embodiment of the present invention ; 60 ing a bilaterally symmetric structure using the steps 
FIG . 13 is a flowchart of a method for pattern transfer of described in FIG . 28 in accordance with an embodiment of 
multi - tier structures into a substrate material in accordance the present invention ; 
with an embodiment of the present invention ; FIG . 30 is a flowchart of a method for fabricating the 
FIGS . 14A - 14H depict cross - sectional views of the pro - inverse tone nanoimprint replica template in accordance 
cess for pattern transfer of multi - tier structures into the 65 with an embodiment of the present invention ; and 
substrate material using the steps described in FIG . 13 in FIGS . 31A - 31F depict cross - sectional views of fabricat 
accordance with an embodiment of the present invention ; ing the inverse tone nanoimprint replica template using the 
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steps described in FIG . 34 in accordance with an embodi embodiment of the present invention . FIG . 3 will be dis 
ment of the present invention . cussed in conjunction with FIGS . 4A - 4F , which depict 
cross - sectional views of fabricating self - aligned symmetric 
DETAILED DESCRIPTION nanoscale multi - tier imprint templates using the steps 
5 described in FIG . 3 in accordance with an embodiment of 
The present invention allows the fabrication of multi - tier the present invention . 
nanoimprint lithography templates while eliminating the Referring to FIG . 3 , in step 301 , a layer of an etch stop 
alignment and overlay steps . In particular , the principles of 401 ( e . g . , silicon dioxide or a transparent conducting oxide , 
the present invention discloses novel fabrication processes such as indium tin oxide ( ITO ) ) is sputtered onto a substrate 
to make high resolution ( sub - 50 nm ) multi - tier nanoimprint 10 material 402 . In one embodiment , substrate material 402 is 
templates , while eliminating the need for any alignment or fused silica since it is transparent to UV light required to 
OV overlay steps . polymerize liquid resist . 
Wire grid polarizers ( WGP ) are key devices that enable In step 302 , a layer of a template material 403 , such as 
many nanophotonic applications , such as polarizing beam silicon dioxide or silicon , is deposited on etch stop 401 , such 
splitters , filters for infrared ( IR ) sensors , a liquid crystal 15 as using plasma enhanced chemical vapor deposition . In one 
display ( LCD ) projector , heads - up display in automobiles , embodiment , template material 403 was deposited on etch 
head mounted displays , and lenses for polarized sunglasses . stop 401 at 285° C . 
Parameters , such as grating pitch , duty cycle , and metal In step 303 , resist 404 was patterned on template material 
aspect ratio and thickness affect transmission and extinction 403 using one of the following techniques : nanoimprint 
ratio ( ER ) of a WGP . The present invention enables the 20 lithography , electron beam lithography or photolithography . 
fabrication of WGPs with higher metal thicknesses than The resulting structure of implementing steps 301 - 303 is 
existing ones , while maintaining or improving nano - grating shown in FIG . 4A . 
In step 304 , a residual layer etching of the patterned resist 
In one embodiment , the present invention uses nanoim - 404 using Ar / O , RIE chemistry followed by a first level 
print lithography to pattern nanoscale shapes . An exemplary 25 etching of template material 403 using resist 404 as a mask 
imprint lithography technique , known as Jet and Flash is performed as shown in FIG . 4B . In one embodiment , 
Imprint Lithography ( J - FIL ) is described next . A unique when the template material 403 is silicon dioxide , it is 
feature of J - FIL is that it uses a targeted resist dispense etched using CHF / Ar / CF , RIE chemistry . 
approach that allows adaptive material deposition to match In step 305 , resist mask 404 is removed using a standard 
pattern density variations in the template that is to be 30 piranha ( H , 0 , + H , SO2 ) clean followed by depositing spacer 
replicated . This combined with low viscosity resist formu - material 405 , such as silicon dioxide or titanium nitride 
lations leads to high throughput processes . ( TIN ) , on template material 403 as shown in FIG . 4C . 
A process for using imprint lithography to pattern In step 306 , spacer material 405 is anisotropically etched 
nanoscale shapes is discussed below in connection with to define side wall spacers 406 as shown in FIG . 4D . In one 
FIGS . 1 and 2A - 2D . FIG . 1 is a flowchart of a method 100 35 embodiment , when spacer material 405 is Tin , C1 , Ar RIE 
for using imprint lithography to pattern nanoscale shapes in chemistry is used in this step . 
accordance with an embodiment of the present invention . In step 307 , a second level etching of template material 
FIG . 1 will be discussed in conjunction with FIGS . 2A - 2D , 403 is performed using side wall spacers 406 as an etch 
which depict cross - sectional views of patterning nanoscale mask as shown in FIG . 4E . In one embodiment , CHF3 / 02 
shapes using the steps described in FIG . 1 in accordance 40 RIE chemistry is used in this step . 
with an embodiment of the present invention . In step 308 , side wall spacers 406 are removed using a 
Referring to FIG . 1 , in step 101 , the UV curable monomer piranha clean to reveal the self - aligned symmetric multi - tier 
resist liquid 201 is dispensed on a surface 202 of the wafer silicon dioxide features 407 in template material 403 as 
203 by an inkjet dispenser 204 as shown in FIG . 2A . shown in FIG . 4F . These self - aligned multi - tiered features 
In step 102 , the amount of resist dispensed is tailored 45 may include a multi - tiered grating , a multi - tiered trench , a 
simultaneously according to the volume of the features on multi - tiered cylinder , a multi - tiered hole , a tube structure , a 
the template 205 as shown in FIG . 2B . shaped multi - tiered pillar , a shaped multi - tiered hole and a 
In step 103 , the patterned region of the mask 205 called shaped tubed structure . In one embodiment , the shaped 
the field is brought in contact with the liquid drops 201 so structures have cross sections that may be elliptical , trian 
that the resist fills the etched regions of the mask 205 by 50 gular , quadrilateral , diamond , polygonal , star shaped or 
capillary action as shown in FIG . 2C . serpentine as illustrated in FIG . 5 . 
In step 104 , the resist is then polymerized by UV radiation FIG . 5 illustrates exemplary nanoscale non - circular cross 
206 by a blanket cure step as shown in FIG . 2C . section shapes of interest in a variety of applications in 
In step 105 , the mask 205 is separated from the wafer accordance with an embodiment of the present invention . 
leaving the opposite tone of the mask pattern in the resist 55 In a variety of nano - device applications , high - speed ( low 
201 as shown in FIG . 2D . cost ) fabrication of nanostructures with sharp edges is 
Imprinting time of less than 2 seconds is made possible by important . This includes devices exploiting nanoscale phe 
dispensing a grid containing thousands of drops with drop nomena in optics , magnetics , and biomedical materials . In 
volumes of 6 picoliters or less and advanced drop layout the area of nanophotonics , exemplary shaped structures , 
optimization . 60 such as triangular structures and elliptical structures as 
As discussed above , the present invention utilizes a tech shown in FIG . 5 , are desirable . In the area of magnetics , 
nique that uses J - FIL in conjunction with side wall deposi - multi - bit magnetic random access memory can be achieved 
tion based patterning and RIE . The following discuses such using exemplary cross - shaped structures as shown in FIG . 5 . 
a technique in connection with FIGS . 3 and 4A - 4F . FIG . 3 In the biomedical area , ability to make shape controlled 
is a flowchart of a method 300 for fabricating self - aligned 65 nanoparticles is of interest in targeted diagnostics and drug 
symmetric nanoscale multi - tier imprint templates using delivery . The serpentine structure , as shown in FIG . 5 , is of 
lithography and side wall spacers in accordance with an high importance in nanoelectronics and materials research . 
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FIG . 6 is a scanning electron microscope ( SEM ) micro Energy storage systems are of significant importance for 
graph showing titanium nitride side wall spacers 406 that applications , such as hand - held devices , tablet computers , 
were defined using Ar / Cl , etch chemistry in accordance with and electric cars . Batteries and capacitors are two classes of 
an embodiment of the present invention . devices that are constantly considered as primary energy 
FIG . 7 is an SEM micrograph showing sub - 100 nm 5 sources for such applications . While batteries have high 
self - aligned symmetric multi - tier structures formed using a energy storage densities , they have very slow charge / dis 
single lithography step while completely eliminating the charge rates . Capacitors , on the other hand , can provide 
alignment and overlay steps in accordance with an embodi more power than batteries , but the energy storage density is lower . An intermediate class of storage devices called the ment of the present invention . 
Applications of the patterning technique are described od 10 ultra - capacitors combine high power and long life cycle times of capacitors with the energy storage density of below in connection with FIGS . 8 , 9A - 9F , 10 , 11 and batteries . 12A - 12H . The capacitance of a parallel plate capacitor is directly Referring to FIG . 8 , FIG . 8 is a flowchart of a method 800 proportional to the surface area of overlap between the two for fabricating self - aligned silicon tube structures in the le 15 plates separated by a dielectric . 
nanoscale in accordance with an embodiment of the present It was demonstrated that by increasing the surface area of 
invention . FIG . 8 will be discussed in conjunction with individual nanowire capacitors to the unit projected area 
FIGS . 9A - 9F , which depict cross - sectional views of fabri using metal assisted chemical etching ( MACE ) , the surface 
cating self - aligned silicon tube structures in the nanoscale area of overlap can be increased leading to increase in 
using the steps described in FIG . 8 in accordance with an 20 capacitance . Tubes have higher surface area than nanowires 
embodiment of the present invention . owing to the additional cylindrical inner surface . So the 
Referring to FIG . 8 , in step 801 , resist 901 is dispensed on capacitance of an individual tube capacitor is higher than 
a silicon substrate 902 as shown in FIG . 9A . that of an individual nanowire capacitor of equal height . A 
In step 802 , resist pillars 904 are patterned using lithog method for fabricating such a tube capacitor is discussed 
raphy . In one embodiment , the patterning process used is 25 below in connection with FIGS . 11 and 12A - 12D . 
nanoimprint lithography and nanoimprint template 903 is FIG . 11 is a method 1100 for fabricating silicon tube 
shown in FIG . 9A . The patterned resist pillars 904 and capacitors by dry etching of silicon in accordance with an 
residual resist layer 905 are shown in FIG . 9B . In one embodiment of the present invention . FIG . 11 will be 
embodiment , the cross - section of resist pillars 904 is non - discussed in conjunction with FIGS . 12A - 12D , which depict 
circular ( e . g . , elliptical , triangular , quadrilateral , diamond , 30 cross - sectional views of fabricating silicon tube capacitors 
polygonal , star shaped and serpentine ) . by dry etching of silicon using the steps described in FIG . 11 
In step 803 , the residual layer 905 is removed using Ar / 0 , in accordance with an embodiment of the present invention . 
RIE chemistry followed by a low temperature atomic layer Referring to FIG . 11 , in step 1101 , silicon nanotubes or 
deposition ( ALD ) of spacer material 906 ( e . g . , silicon diox - “ tubes ” 1201 on a substrate 1202 ( e . g . , silicon ) are fabri 
ide ) as shown in FIG . 9C . In one embodiment , the polymer 35 cated using the process of method 800 as shown in FIG . 
resist material 901 utilized herein is stable under its glass 12A . 
transition temperature ( T ) of 150° C . This material is ideal In step 1102 , a dielectric material layer 1203 ( e . g . , haf 
for low temperature atomic layer deposition of a spacer n ium dioxide , aluminum oxide , silicon dioxide , zirconium 
material 906 . In one embodiment , spacer material 906 can dioxide , hafnium silicate , zirconium silicate and silicon 
be silicon dioxide around the resist pillars 904 . The silicon 40 oxynitride ) is deposited ( e . g . , such as via atomic layer 
containing precursor gas used in this process is Tris ( dim - deposition ( ALD ) , chemical vapor deposition ( CVD ) or 
ethylamino ) silane commonly referred to as TDMAS . By sputtering ) on tubes 1201 and substrate 1202 as shown in 
alternating TDMAS with steam in the ALD chamber main - FIG . 12B . 
tained at 110° C . , uniform conformal layer of silicon dioxide In step 1103 , a metal layer 1204 ( e . g . , titanium nitride , 
is formed around the resist cores as shown in FIG . 9C . 45 tantalum nitride or nickel ) is deposited ( e . g . , such as via 
In step 804 , an anisotropic etch of spacer material 906 is atomic layer deposition ( ALD ) , chemical vapor deposition 
performed to define side wall spacers 907 in the shape of a or sputtering ) on the dielectric material layer 1203 as shown 
ring as shown in FIG . 9D . In one embodiment , this process in FIG . 12C . 
step is carried out using CHFz / Ar / CFA etch chemistry . In step 1104 , a contact 1205 ( e . g . , aluminum ) is sputtered 
In step 805 , the resist core 908 is removed as shown in 50 on the backside of substrate 1202 as shown in FIG . 12D to 
FIG . 9E . In one embodiment , the exposed resist cores 908 enable performance characterization . 
are be etched in a standard wet piranha bath as illustrated in more detailed description of method 1100 is provided 
FIG . 9E . below . In method 1100 , pre - fabricated silicon nanotubes 
In step 806 , a reactive ion etching ( RIE ) etch is performed 1201 etched in silicon are introduced into an ALD chamber 
using the ring shaped side wall spacers 907 as a mask 55 for deposition of dielectric material 1203 . The dielectric 
thereby forming silicon nanotubes as shown in FIG . 9F . In material 1203 , for instance , may be hafnium dioxide which 
one embodiment , the cross - section of the resulting silicon is a high - k dielectric . In another embodiment , dielectric 
nanotubes is a non - circular shape corresponding to the material 1203 is aluminum oxide , silicon dioxide , zirconium 
non - circular cross - section shape of resist pillars 904 . In one dioxide , hafnium silicate , zirconium silicate , or silicon 
embodiment , etching of silicon 902 using the ring shaped 60 oxynitride deposited by ALD , CVD , or sputtering . Once this 
silicon dioxide hard mask 907 is carried out using HBr / Cl , is completed , conductive material 1204 to complete the 
etch chemistry . After this etch , the remaining silicon dioxide metal - insulator - semiconductor ( MIS ) stack is deposited , 
mask 907 can be removed by wet etching using buffered preferably using ALD to enable a conformal MIS stack even 
oxide etchants . This step should expose the desired silicon along the inner walls of silicon nanotubes 1201 . In one 
tubes in the nanoscale . An SEM micrograph of silicon tubes 65 embodiment , the conductive material 1204 is titanium 
demonstrating the use of method 800 is shown in FIG . 10 in nitride , tantalum nitride , or nickel . A backside contact metal 
accordance with an embodiment of the present invention . 1205 may then be sputtered on the underside of the wafer 
US 9 , 941 , 389 B2 
10 
1202 for characterization . In one embodiment , backside chromium , aluminum ) . In one embodiment , an RIE etch 
contact metal 1205 is aluminum . chemistry of C1 , / 0 , is used in step 1303 . 
An alternative method for fabricating silicon tube capaci In step 1304 , resist 1401 and hard mask 1402 together 
tors , such as high aspect ratio silicon tube capacitors , using serve as an etch mask for etching into the replica template 
metal assisted chemical etching ( MACE ) and deposition of 5 material 1403 , which in one embodiment , is fused silica as 
conductive material and dielectric material is discussed shown in FIG . 14D . In one embodiment , the etch chemistry 
below . MACE is a wet etch process where silicon is pref for this step is a CF Ar / CHF ; based one . 
erentially etched at the interface between a noble metal and In step 1305 , Ar / O , RIE etch chemistry is used to etch the lower resist level leaving behind the narrower single tier the silicon surface in a solution of hydrofluoric acid ( HF ) , 
Deionized ( “ DI ” ) water , and an oxidant ( commonly H2O2 ) . " ' 10 resist pattern 1401 as shown in FIG . 14E . In step 1306 , resist 1401 is used as an etch mask to etch This results in an anisotropic etch where the geometry of the the exposed hard mask 1402 using C1 , / 0 , RIE chemistry as features is determined by the shape of the patterned noble shown in FIG . 14F . metal as well as the metal ' s mechanical stability during etch . In step 1307 , the remaining resist 1401 and hard mask 
By depositing the noble metal outside the silicon ( Si ) tubes 15 1402 combination is used as an etch mask to etch into the 
on the surface of the Si substrate thus forming a metal mesh exposed replica template material 1403 again as shown in 
and on the Si tubes at the base , and performing MACE , high FIG . 146 . This creates the multi - tier pattern on template 
aspect ratio Si tube structures can be formed . The preferen material 1403 as shown in FIG . 14G . 
tial etch mechanism is as follows : ( i ) the noble metal In step 1308 , the remaining resist mask 1401 and hard 
catalyzes the reduction of the oxidant creating holes , ( ii ) the 20 mask 1402 material are removed using suitable wet etching 
holes are injected through the metal into the silicon where it that is compatible with replica template material 1403 
contacts the metal , ( iii ) the silicon oxidizes , ( iv ) the HF thereby forming a multi - tier nanoimprint template as shown 
dissolves the oxidized silicon , and ( v ) finally , the soluble in FIG . 14H . In another embodiment , template material 
products are removed and the metal moves into the space 1403 is a stack of three materials : in one embodiment , it 
where the process repeats . These high aspect ratio Si nano - 25 consists of fused silica , with a sputtered etch stop layer , such 
tubes 1201 are introduced into an ALD chamber for depo - as ITO or silicon nitride , and silicon dioxide on top of the 
sition of dielectric material 1203 . As discussed above in etch stop , deposited using plasma enhanced chemical vapor 
connection with method 1100 , dielectric material 1203 , for deposition ( PECVD ) . 
instance , can be hafnium dioxide which is a high - k dielec - With respect to fabricating multi - tier asymmetric nano 
tric . In another embodiment , dielectric material 1203 is 30 structures , the present invention describes a method to form 
aluminum oxide , silicon dioxide , zirconium dioxide , haf - multi - tiered asymmetric nanostructures in fused silica , 
nium silicate , zirconium silicate , or silicon oxynitride depos - which may then be used as imprint templates to replicate the 
ited by ALD , CVD , or sputtering . Once this is completed , structures using J - FIL on polymer resist as discussed below 
conductive material 1204 to complete the MIS stack is in connection with FIGS . 15 and 16A - 16J . FIG . 15 is a 
deposited , preferably using atomic layer deposition to 35 flowchart of a method 1500 for forming multi - tier asym 
enable a conformal MIS stack even along the inner walls of metric nanostructures in accordance with an embodiment of 
silicon nanotubes 1201 . In one embodiment , conductive the present invention . FIG . 15 will be discussed in conjunc 
material 1204 is titanium nitride , tantalum nitride , or nickel . tion with FIGS . 16A - 16 ) , which depict cross - sectional views 
A backside contact metal 1205 can be sputtered on the of fabricating multi - tier asymmetric nanostructures using 
underside of wafer 1202 for characterization . In one embodi - 40 the steps described in FIG . 15 in accordance with an 
ment , backside contact metal 1205 is aluminum . embodiment of the present invention . 
In another embodiment , aluminum oxide may be used as Referring to FIG . 15 , in step 1501 , grating structures 1601 
dielectric material 1203 . Once this is completed , conductive are created in resist forming a resist pattern 1602 by lithog 
material 1204 to complete the MIS stack is deposited , raphy on a substrate 1603 ( e . g . , fused silica ) shown in FIG . 
preferably using atomic layer deposition to enable a con - 45 16A . 
formal MIS stack even along the inner walls of the silicon In step 1502 , resist pattern 1602 is transferred into the 
nanotubes 1201 . Titanium nitride can be used as conductive underlying fused silica substrate 1603 using RIE chemistry 
material 1204 . A backside contact metal 1205 can be sput - of CF / Ar / CHF , as illustrated in FIG . 16B . 
tered on the underside of wafer 1202 for characterization . In step 1503 , resist pattern 1602 is stripped . 
FIG . 13 is a flowchart of a method 1300 for pattern 50 In step 1504 , a first metal 1604 is evaporated at an angle 
transfer of multi - tier structures into a substrate material in to form an angled metal etch mask on the grating features 
accordance with an embodiment of the present invention . ( level 1 ) 1603 shown in FIG . 16C . In one embodiment , 
FIG . 13 will be discussed in conjunction with FIGS . 14A - metal 1604 may be chromium . 
14H , which depict cross - sectional views of a process for In step 1505 , a vertical RIE of metal 1604 is then carried 
pattern transfer of multi - tier structures into a substrate 55 out to define the critical dimension ( CD ) of mask 1504 as 
material using the steps described in FIG . 13 in accordance required as shown in FIG . 16D . 
with an embodiment of the present invention . In an alternative embodiment , instead of performing a 
Referring to FIG . 13 , in step 1301 , multi - tier resist vertical RIE of metal 1604 , an angled RIE may be performed 
patterns 1401 are nanonimprinted using a multi - tier nanoim - from the opposite direction as shown in FIG . 17 . 
print template as previously discussed using method 300 as 60 Referring to FIG . 17 , FIG . 17 illustrates an alternative to 
shown in FIG . 14A . In one embodiment , multi - tier resist step 1504 of FIG . 15 where an angled RIE of metal 1604 is 
patterns reside on a hard mask 1402 which resides on a performed from the opposite direction in accordance with an 
replica template material 1403 . embodiment of the present invention . 
In step 1302 , the residual layer of resist 1404 is removed As illustrated in FIG . 17 , in step 1504 , a metal 1604 is 
by using Ar / O , RIE chemistry as shown in FIG . 14B . 65 evaporated at a glancing angle or shadowing angle onto the 
In step 1303 , the multi - tier resist pattern 1401 is used as grating features ( level 1 ) . In one instance , metal 1604 may 
an etch mask to etch an underlying hard mask 1402 ( e . g . , be chromium . In the alternative to step 1505 of FIG . 15 
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discussed above , an angled RIE etching of the metal mask of optical power transmitted in the s - polarization versus the 
1604 is performed . The direction of the RIE etch is opposite p - polarization . It is an indicator of the maximum contrast 
to the direction of the metal deposition in step 1504 . This achievable using the polarizer . Percentage transmission is 
angled etching technique forms an angled etch progression defined as the percentage optical power transmitted when 
front , which enables easier formation of the targeted CD for 5 light with equal parts s and p polarization is incident on the 
the angled metal mask as opposed to the vertical RIE from polarizer . Ideally perfect transmission with high contrast 
the top . This is important , since the difference in thickness ratio is desired . Unfortunately , wire grid polarizers block the 
of the angled mask at the two edges of the gratings is not S - polarization while transmitting p - polarization . This limits 
significant , as shown in the SEM micrograph of FIG . 18 in maximum transmission to 50 % . Additionally , contrast ratio 
accordance with an embodiment of the present invention . 10 and percent transmission for standard WGPs are not com 
The angled etching process helps exaggerate this difference pletely uncoupled quantities . Improving contrast ratio leads 
in thickness between the two edges of the gratings by to a decrease in the percent transmission and vice - versa . 
forming an angled etch progression front , thus offering Thus , there is a need for achieving high contrast as well as 
better control of metal mask CD definition . In the embodi - transmission . 
ment where chromium is used as the metal mask 1604 , the 15 In one embodiment , computational techniques , such as 
RIE etch chemistry is C1 / 0 , for the angled etch step . Using finite difference time - domain ( FDTD ) , are used to evaluate 
the etched metal as a mask , the RIE of fused silica is done the performance of WGPs with multitier cross section geom 
to form level 2 as shown in step 1506 of FIG . 15 as discussed etries . If the performance is not exceptional , the geometry is 
below . optimized using a genetic algorithm based optimization 
Returning to FIG . 15 , in step 1506 , using the etched metal 20 scheme , and the optimized geometry is evaluated using 
1604 as mask , the RIE of substrate 1603 ( e . g . , fused silica ) FDTD . 
is done to form a second level of grating structures 1605 as In one embodiment , the sequence of steps used to evaluate 
shown in FIG . 16E . the performance of a given geometry for WGPs are as 
In step 1507 , the remaining metal mask 1604 can be follows : 
removed either by wet etch or RIE as shown in FIG . 16F . 25 1 . Modeling the geometry : includes specifying model 
In step 1508 , a second metal 1606 ( e . g . , aluminum , extents and materials . 
chromium ) is deposited at an angle , but from the opposite 2 . Setting up FDTD simulation region : includes specify 
direction compared to the first angled metal deposition , so it ing simulation time , spatial extent , mesh settings , and 
can serve as etch mask for defining the next level as shown boundary conditions . 
in FIG . 16G . In one embodiment , second metal 1606 is 30 3 . Refining the mesh in areas with high index change . 
deposited via electron beam evaporation or sputtering . 4 . Defining electromagnetic source ( in this case , a plane 
In step 1509 , an RIE of second metal 1606 is performed wave propagating perpendicular to the WGP ) : includes 
to define the critical dimension of mask as shown in FIG . specifying the amplitude , phase , polarization , spatial extent , 
16H . In one embodiment , the second metal 1606 is a and frequency domain characteristics . 
different type of metal than the first metal 1604 . In another 35 5 . Defining monitors for recording of simulation data : 
embodiment , the second metal 1606 is the same type of includes specifying the wavelength at which data is 
metal as the first metal 1604 . recorded . 
In step 1510 , the etched metal 1606 serves as a mask and In one embodiment , these steps can be automated using 
an RIE of the grating is done as shown to define a third level scripting capabilities of the software . Contrast ratio and 
of grating features 1607 as shown in FIG . 161 . In one 40 percent transmission can be extracted from monitor data also 
embodiment , the etch time can be controlled to form level 3 using scripts . While this computational technique can be 
at the desired depth , that can be different from the depth of used to evaluate a given geometry , an inverse design / 
level 2 . In one embodiment , instead of implementing a optimization is used to arrive at the specific dimensions that 
vertical RIE etch , an angle RIE etch could be performed to give the best performance for each design . 
define the critical dimension of metal mask 1606 . 45 In one embodiment , a genetic algorithm ( GA ) optimiza 
In step 1511 , the remaining metal mask 1606 is them tion technique is used to perform the optimization as illus 
removed by wet etch or RIE to expose multi - tier asymmetric trated in FIG . 20 . FIG . 20 illustrates a schematic of a genetic 
nanostructures 1608 as shown in FIG . 16 ) . In one embodi - algorithm based optimization technique for optimizing 
ment , method 1500 can be carried out on pillar structures WGP geometry in accordance with an embodiment of the 
instead of grating patterns to form structures illustrated in 50 present invention . 
FIG . 19 that could have interesting nanophotonic applica - Referring to FIG . 20 , the output of this exercise is the 
tions . FIG . 19 illustrates multi - tier asymmetric nanopillars geometric dimensions of the optimal WGP cross sectional 
enabled by the present invention . profile : height of the glass grating , width of the glass grating , 
Polarizers are optical filters that can manipulate the polar - height of the asymmetric level , width of the asymmetric 
ization of light . A potential application of the asymmetric 55 level , height of the metal grating , and width of metal grating . 
multitier nanostructures described herein are wire grid polar - The fabrication process for one such asymmetric multitier 
izers ( WGPs ) . WGPs are key devices that enable nanopho - wire grid polarizer is discussed below in connection with 
tonic applications , such as polarizing beam splitters , filters FIGS . 21 and 22A - 22G . FIG . 21 is a flowchart of a method 
for infrared ( IR ) sensors , liquid crystal display ( LCD ) pro - 2100 for forming asymmetric multi - tier wire grid polarizers 
jectors , heads - up display in automobiles , head mounted 60 in accordance with an embodiment of the present invention . 
displays , and lenses for polarized sunglasses . It has been FIG . 21 will be discussed in conjunction with FIGS . 22A 
shown that geometric parameters , such as grating pitch , duty 22G , which depict cross - sectional views of forming asym 
cycle , and metal aspect ratio / thickness affect transmission metric multi - tier wire grid polarizers using the steps 
and contrast ratio ( ER ) of a WGP . The performance of wire described in FIG . 21 in accordance with an embodiment of 
grid polarizers can be quantified using two parameters — 65 the present invention . 
contrast ratio ( also referred to as the “ extinction ratio ” ) and Referring to FIG . 21 , in step 2101 , grating patterns are 
percentage transmission . Contrast ratio is defined as the ratio defined on resist 2201 using lithography as shown in FIG . 
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22A . As further illustrated in FIG . 22A , resist 2201 is In one embodiment , template 2401 will be imprinted onto a 
formed directly on substrate ( e . g . , fused silica ) 2202 . In one material stack 2402 as shown in FIG . 24A . In one embodi 
embodiment , the lithography process is nanoimprint , elec - ment , material stack 2402 includes a substrate 2403 ( e . g . , 
tron beam lithography , or photolithography . When nanoim p - type silicon ) required to form the NMOS device ; a thin print lithography is used , the residual resist layer is removed 5 gate oxide layer 2404 formed directly on substrate 2403 ; a using Ar / O , RIE chemistry . thick hard mask layer 2405 formed directly on gate oxide In step 2102 , the remaining resist 2201 is used as a mask 
to etch into substrate 2202 by performing a reactive ion etch layer 2404 ; and the polymer imprint resist 2406 deposited on 
( RIE ) process as shown in FIG . 22B . hard mask layer 2405 using the drop - on - demand technology 
In step 2103 , the resist mask 2201 and organic impurities of J - FIL . 
are removed by performing a piranha clean ( H , 0 , + H , SO2 ) . In step 2302 , resist layer 2406 is imprinted with template 
In step 2104 , a glancing angle deposition of a metal mask 2401 . The residual resist layer is etched and the resulting 
2203 ( e . g . , chromium ) is performed as shown in FIG . 22C . resist structure 2407 is obtained as shown in FIG . 24B . 
Once metal mask 2203 is deposited at a glancing angle , a In step 2303 , the resist pattern 2407 is transferred onto the 
vertical RIE etch is carried out to define the critical dimen 15 hard mask material 2405 using RIE to form the patterned sion of the etch mask in step 2105 as shown in FIG . 22D . In 15 hard mask structure 2408 as shown in FIG . 24C . one embodiment , instead of a vertical RIE step , an angled 
RIE etch from the direction opposite to that of metal In step 2304 , gate oxide 2404 is etched using selective 
deposition can also be done to define mask critical dimen RIE to expose the p - type silicon substrate 2403 . Ion - implan 
sion . In one embodiment , C1 , / 0 , RIE chemistry is used for tation is then carried out using hard mask 2408 as the 
this process . 20 implant mask to form n - doped source and drain regions 
In step 2106 , once the CD of metal mask 2203 is defined , 2409 in the p - type substrate 2403 as shown in FIG . 24D . 
the fused silica 2202 is etched to define the second level In step 2305 , a metal layer 2410 which will serve as the 
grating structure as shown in FIG . 22E . gate metal is deposited onto the stack as shown in FIG . 24E . 
In step 2107 , the remaining metal mask 2603 is removed , In step 2306 , metal layer 2410 is planarized using chemi 
such as by wet processing , as shown in FIG . 22F . 25 cal mechanical polishing ( CMP ) , to expose the highest 
In step 2108 , metal 2204 that forms the wire grid polarizer surface of the patterned hard mask 2408 . Furthermore , metal 
is deposited on the two steps of fused silica 2202 as shown layer 2410 is used as a mask to etch into exposed hard mask 
in FIG . 226 . In one embodiment , aluminum is used as the 2408 until gate oxide 2404 is exposed ( gate oxide regions 
WGP metal . In one embodiment , aluminum is deposited by 2411 ) as shown in FIG . 24F . 
a glancing angle deposition ( GLAD ) from the opposite 30 In step 2307 , metal layer 2410 is further planarized using 
direction as illustrated in FIG . 22G . In one embodiment , chemical mechanical polishing ( CMP ) , until the remaining 
metal 2204 is deposited via electron beam evaporation or hard mask 2408 is exposed thus forming the gate metal 2412 
sputtering . and the source / drain metal contacts 2413 , 2414 as shown in 
With respect to fabrication of a MOSFET nanoelectronic FIG . 246 . Furthermore , using the remaining hard mask 
device , three different methods are discussed below to 35 2408 and metal layers 2412 , 2413 , 2414 as etch masks , an 
fabricate a MOSFET nanoelectronic device using the prin - RIE is performed to etch into the now exposed gate oxide 
ciples of the present invention . The first method shows the regions 2411 and the exposed silicon substrate 2403 to form 
forming of a simple self - aligned NMOS MOSFET array isolation trenches 2415 as shown in FIG . 24G . 
using a single multi - tier imprint patterning step . As channel In step 2308 , the remaining hard mask layer 2408 is 
length scales down , short channel effects dominate in planar 40 removed using the metal layers 2412 , 2413 , 2414 as etch 
MOSFETs and this is addressed in practice by forming masks until the gate oxide layer 2404 is exposed . Further 
lightly doped source / drain ( LDD ) regions near the silicon more , a deposition and planarization ( e . g . , CMP ) of the field 
surface and having heavier doping of the source / drain isolation oxide 2416 is performed until the metal layers 
regions limited to greater depths . The second method 2412 , 2413 , 2414 are exposed to form the complete NMOS 
described herein shows the forming of a self - aligned NMOS 45 MOSFET device as shown in FIG . 24H . 
MOSFET array with LDD that is practical for short channel The following now discusses forming an exemplary self 
devices thus enabling CMOS scaling . The third method aligned NMOS MOSFET with lightly doped source / drain 
explains the fabrication of a CMOS MOSFET array using regions suitable for short channel devices . FIGS . 25A - 25B 
the above two methods in conjunction with photolithogra - are a flowchart of a method 2500 for forming an exemplary 
phy . 50 self - aligned NMOS MOSFET array with lightly doped 
An embodiment of forming an exemplary self - aligned source / drain regions suitable for short channel devices . 
sample NMOS MOSFET array is discussed below in con - FIGS . 25A - 25B will be discussed in conjunction with FIGS . 
nection with FIGS . 23 and 24A - 24H . The exemplary device 26A - 26P , which depict cross - sectional views of forming an 
chosen to show the capability of this process is a self - aligned exemplary self - aligned NMOS MOSFET array with lightly 
coplanar metal - gate NMOS MOSFET device . FIG . 23 is a 55 doped source / drain regions suitable for short channel 
flowchart of a method 2300 for fabricating a completed devices using the steps described in FIGS . 25A - 5B in 
NMOS MOSFET array by imprinting with self - aligned accordance with an embodiment of the present invention . 
multi - tier nanoimprint templates in accordance with an Referring to FIG . 25A , in step 2501 , a multi - tier template 
embodiment of the present invention . FIG . 23 will be 2606 ( such as the one created in method 3000 as discussed 
discussed in conjunction with FIGS . 24A - 24H , which depict 60 further below ) is applied onto the polymer resist 2605 of a 
cross - sectional views of fabricating a completed NMOS material stack including , in one embodiment , a p - type 
MOSFET array by imprinting with self - aligned multi - tier silicon substrate 2601 , a thin high - k dielectric gate oxide 
nanoimprint templates using the steps described in FIG . 23 layer 2602 formed directly on top of substrate 2601 , a first 
in accordance with an embodiment of the present invention . hard mask material 2603 , which may be a nitride or an 
Referring to FIG . 23 , in step 2301 , a multi - tier imprint 65 oxide , formed directly on top of high - k dielectric gate oxide 
template 2401 is fabricated as discussed above ( as well as layer 2602 , a second hard mask material 2604 , which may 
the one created in method 3000 as discussed further below ) . be an oxide or a nitride ( different from the first hard mask 
16 
US 9 , 941 , 389 B2 
15 
material ) formed directly on top of the first hard mask first material hard mask 2619 is also etched using RIE to 
material 2603 , and the polymer sacrificial resist 2605 expose gate oxide . This would also define the dimensions of 
formed directly on top of the second hard mask material the final gate 2621 and S / D contacts 2622 as shown in FIG . 
2604 as shown in FIG . 26A . 26N . 
In step 2502 , template 2606 is removed after resist 2605 5 In step 2515 , field isolation oxide 2623 is then blanket 
is cured forming a multi - tier structure 2607 in resist 2605 as deposited onto the material stack as shown in FIG . 260 . 
shown in FIG . 26B . In step 2516 , field oxide 2623 is planarized using CMP to 
In step 2503 , the residual resist layer of the resist 2605 is expose metal contacts 2621 and 2622 , thus forming a removed by RIE as shown in FIG . 26C . self - aligned NMOS MOSFET with lightly doped source and In step 2504 , resist pattern 2607 is transferred onto the 10 drain regions suitable for short - channel devices as shown in two underlying hard mask layers 2603 , 2604 by matched FIG . 26P . etching performed by RIE . The first two levels from the top Referring to FIG . 25 , with respect to the third method of in the patterned resist 2607 are transferred onto layer 2604 
( and now becomes 2608 ) and the third level from patterned fabricating MOSFET devices using the above two methods resist 2607 is transferred onto 2603 ( and now becomes 15 in conjunction with photolithography , a CMOS MOSFET 
2609 ) . This matched etching can be carried out by alter device array can be fabricated using the process described 
nately etching the resist 2607 and hard masks 2603 , 2604 above , with some minor changes . After matched etching in 
transferring one feature layer at a time . The result of this etch step 2504 to form the two hard mask levels ( 2608 and 2609 ) , 
is shown FIG . 26D . optical lithography is carried out to mask out an entire row 
In step 2505 , using hard mask 2609 as an implant mask , 20 of structures as shown in FIG . 27A . FIG . 27A illustrates the 
low energy ion implantation is carried out to form shallow first lithography step for p - type dopant implantation in 
lightly doped source and drain regions 2610 in the exposed accordance with an embodiment of the present invention . 
substrate 2601 as shown in FIG . 26E . Then step 2505 is carried out to implant the first dopant 
In step 2506 , a thin layer of material 2611 , which in one ( e . g . p - type ) . At this point alternating rows of structures are 
embodiment is the same as hard mask material 2603 , is 25 masked from ion implantation as shown in FIG . 27A . After 
blanket deposited onto the material stack as shown in FIG . step 2505 , photoresist is stripped and a second optical 
26F . lithography step is carried out to mask out previously 
In step 2507 , material 2611 is then blanket etched to p - doped structures as shown in FIG . 27B . FIG . 27B illus 
defined side wall spacers 2612 as shown in FIG . 26G . trates the second lithography step for n - type dopant implan 
In step 2508 , side wall spacers 2612 , along with the 30 tation in accordance with an embodiment of the present 
pre - existing hard mask material 2609 , serve as implant invention . Now ion implantation is carried out on the 
masks for high energy doping of exposed substrate 2601 to undoped structures using the alternate dopant type , in this 
form deeper highly n - doped source and drain regions 2613 case n - type . Photoresist is then stripped to reveal alternating 
as shown in FIG . 26H . rows of n - type and p - type doped structures . 
In step 2509 , using hard mask material 2608 as an etch 35 After this process , step 2506 is carried out and the process 
mask , hard mask material 2609 ( 2609 and 2612 , in one continues . A similar optical lithography step is performed 
embodiment , are the same material ) is etched and removed after step 2507 to form highly doped p - type and n - type 
and defines the remaining hard mask 2614 as shown in FIG . structures thus forming source and drain regions . 
261 . Bilaterally symmetric multi - tier structures may also be 
Referring to FIG . 25B , in step 2510 , a thin transition 40 fabricated using the principles of the present invention as 
metal layer 2615 is blanket deposited onto the material stack discussed below in connection with FIGS . 28 , 29A - 29F . 
as shown in FIG . 26 ) . In one embodiment , layer 2615 is FIG . 28 is a flowchart of a method 2800 for fabricating a 
titanium . bilaterally symmetric structure in accordance with an 
In step 2511 , on slight heating , transition metal layer 2615 embodiment . FIG . 28 will be discussed in conjunction with 
reacts with the exposed doped silicon regions 2610 to form 45 FIGS . 29A - 29F , which depict cross - sectional views of fab 
transition metal silicide 2616 which is a low resistance ricating a bilaterally symmetric structure using the steps 
contact as shown in FIG . 26K . In one embodiment , transi - described in FIG . 28 in accordance with an embodiment of 
tion metal layer 2615 does not react with the exposed hard the present invention . 
mask layers 2608 and 2614 or with expose gate oxide 2602 Referring to FIG . 28 , in step 2801 , paired grating struc 
and reacts only with exposed silicon 2610 thereby forming 50 tures are patterned in resist 2901 as shown in FIG . 29A . In 
a self - aligned metal silicide or salicide 2616 as shown in one embodiment , the paired grating structures are patterned 
FIG . 26K . on resist 2901 using nanoimprint lithography , electron beam 
In step 2512 , the unreacted transition metal is etched away lithography or photolithography on a substrate 2902 ( e . g . , 
by a piranha clean or suitable dry etch and gate metal 2617 silicon , fused silica ) . 
is blanket deposited and planarized by CMP until remaining 55 In step 2802 , the pattern is transferred into the silicon 
hard mask 2608 is exposed as shown in FIG . 26L . substrate 2902 using the resist mask 2901 , such as by RIE , 
In step 2513 , using gate metal 2617 as an etch mask , using HBr / Cl , chemistry . 
exposed hard masks 2608 and 2614 are etched ( in that order ) In step 2803 , the remaining resist mask 2901 is removed , 
and the remaining second material hard mask 2608 becomes such as by wet piranha processing of the sample , as shown 
2618 and the remaining first material hard mask 2609 60 in FIG . 29B . 
becomes 2619 as shown in FIG . 26M . Continuing to use gate In step 2804 , a conformal layer of a side wall spacer 2903 
metal 2617 as an etch mask , RIE is done into exposed silicon ( e . g . , silicon dioxide , titanium nitride ) is deposited , such as 
2610 to form isolation trenches 2620 as shown in FIG . 26M . via ALD , in a manner whereby the distance bounded by the 
In step 2514 , a CMP of gate metal 2617 is carried out to two gratings in a pair is filled as shown FIG . 29C . That is , 
expose second material hard mask 2618 , which is then 65 spacer material 2903 is deposited until an empty space 
etched away using gate metal 2617 as a mask as shown in within each of the paired grating structures is filled as shown 
FIG . 26N . Continuing with gate metal 2617 as an etch mask i n FIG . 29C . 
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In step 2805 , a blanket etching of the ALD SIO , film 2903 lithography resist 3103 , and create a third level etch using 
is performed in order to expose Si between the pairs ( not RIE in the exposed inverse tone replica template material 
within the pair itself ) of gratings as shown FIG . 29D . In one 3102 . 
embodiment , CF / Ar / CHFz etch chemistry is used for this In step 3007 , the remaining resist 3103 is removed to 
process . At this stage , spacer material 2903 used as a mask 5 expose the inverse tone replica template 3104 that will be 
for etching a second level into the Si wafer 2902 has been used in the patterning of field - effect transistors as shown in 
defined . FIG . 31F . Box 3105 in FIG . 31F illustrates the portion of the 
In step 2806 , the silicon 2902 is etched , such as via RIE imprint template 3104 that corresponds to an individual 
using the spacer material 2903 as a mask as shown in FIG . field - effect transistor . Since the bilaterally symmetric multi 
29E . In one embodiment , HBr / C1 , etch chemistry is used for tier structures were created in the master Si template using 
this process . self - alignment techniques , there is no overlay error within 
In step 2807 , once the etch process is completed , the individual devices . Photolithography is used only to isolate 
remaining Sio , mask 2903 is removed , such as by wet individual device structures from each other and the align 
processing . This process exposes the final structure ( a bilat - 15 ment capability needed for this process is not as stringent 
erally symmetric multi - tier structure ) illustrated in FIG . 29F . compared to alignment requirements within an individual 
In one embodiment , the bilaterally symmetric multi - tier device . 
structure is a master Si nanoimprint template . As discussed herein , the methods of the present invention 
During the etch carried out in step 2806 , the exposed top enable multilevel nanoscale structure fabrication using a 
level Si 2902 starts to etch . To ensure a smooth top level Si 20 single patterning step . The multilevel structures may be 
surface , a hard mask ( such as SiO2 ) can be deposited above symmetric , tubular , asymmetric , or bilaterally symmetric . 
the Si substrate 2902 prior to the initial patterning step . In The techniques of the present invention completely elimi 
one embodiment , the bilaterally symmetric structure created nate the need for alignment and overlay in the nanoscale . 
here serves as a master Si nanoimprint template . Each pair Furthermore , the present invention enables fabrication of 
or bilateral structure is considered as one unit . 25 self - aligned multi - tier nanoimprint templates and replication 
The master template containing the bilaterally symmetric of self - aligned multi - tier nanoimprint templates to form 
multitier structures can then be used to create an inverse tone replica templates . The present invention discloses methods 
nanoimprint replica template that will be used to fabricate for pattern transfer of multi - tier nanoscale features . Addi 
field - effect transistor structures . The process to fabricate the tionally , the present invention discloses methods to fabricate 
inverse tone nanoimprint replica template is discussed below 30 large area MIS Si tube capacitors , large area asymmetric 
in connection with FIGS . 30 and 31A - 31F . multitier wire grid polarizers , and three variations of large 
FIG . 30 is a flowchart of a method 3000 for fabricating the area MOSFET arrays , all from a single patterning step . 
inverse tone nanoimprint replica template in accordance The descriptions of the various embodiments of the 
with an embodiment of the present invention . FIG . 30 will present invention have been presented for purposes of 
be discussed in conjunction with FIGS . 31A - 31F , which 35 illustration , but are not intended to be exhaustive or limited 
depict cross - sectional views of fabricating the inverse tone to the embodiments disclosed . Many modifications and 
nanoimprint replica template using the steps described in variations will be apparent to those of ordinary skill in the 
FIG . 30 in accordance with an embodiment of the present art without departing from the scope and spirit of the 
invention . described embodiments . The terminology used herein was 
Referring to FIG . 30 , in step 3001 , a master template is 40 chosen to best explain the principles of the embodiments , the 
used to create inverse tone bilaterally symmetric structures practical application or technical improvement over tech 
in nanoimprint resist 3101 using nanoimprint lithography . In nologies found in the marketplace , or to enable others of 
one embodiment , nanoimprint resist 3101 resides on the ordinary skill in the art to understand the embodiments 
inverse tone replica template material 3102 . disclosed herein . 
In step 3002 , the residual of resist layer of the patterned 45 
resist 3101 is removed resulting in the structure shown in The invention claimed is : 
FIG . 31A . 1 . A method for fabricating self - aligned nanoscale multi 
In step 3003 , a pattern transfer of resist structures into the tier templates , the method comprising : 
inverse tone replica template 3102 material ( e . g . , fused sputtering a layer of an etch stop onto a wafer ; 
silica ) is performed , such as by RIE , as shown in FIG . 31B . 50 depositing a layer of a template material onto said layer of 
In step 3004 , a lithography step is performed to mask said etch stop ; 
individual bilateral structure units using lithography resist patterning a resist on said template material ; 
3103 as shown in FIG . 31C . Using the resist as an etch mask , performing a first level etch of said template material 
a first level etch using RIE is carried out in the exposed using said resist as a mask ; 
inverse tone replica template material 3102 . After this etch , 55 removing said resist followed by depositing spacer mate 
the remaining resist is stripped . rial on said template material ; 
In step 3005 , a second lithography step is performed to anisotropic etching of said spacer material to define side 
mask individual bilateral structure units and a part of the first walls spacers ; 
etched level using lithography resist 3103 as shown in FIG . performing a second level etching of said template mate 
31D . Using the resist as an etch mask , a second level etch 60 rial using said side wall spacers as a mask until reach 
using RIE is carried out in the exposed inverse tone replica ing said etch stop ; and 
template material 3102 . After this etch , the remaining resist removing said side wall spacers to reveal self - aligned 
is stripped . multi - tier features in said template material . 
In step 3006 , a third lithography step is performed as 2 . The method as recited in claim 1 , wherein said template 
shown in FIG . 31E to mask individual bilateral structure 65 material comprises silicon dioxide , wherein said spacer 
units , a part of the first etch protected in the previous material comprises titanium nitride , wherein said etch stop 
lithography step , and a part of the second etched level using comprises indium tin oxide . 
spullen 
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3 . The method as recited in claim 1 , wherein said template 
material comprises silicon , wherein said spacer material 
comprises silicon dioxide , wherein said etch stop comprises 
silicon dioxide . 
4 . The method as recited in claim 1 , wherein said resist is 5 
patterned on said template material using one of the follow 
ing : nanoimprint lithography , electron beam lithography and 
photolithography . 
5 . The method as recited in claim 1 , wherein said self 
aligned multi - tiered features correspond to a master tem - 10 
plate . 
6 . The method as recited in claim 1 , wherein said self 
aligned multi - tiered features comprise one of the following : 
a multi - tiered grating , a multi - tiered trench , a multi - tiered 
cylinder , a multi - tiered hole , a tube structure , a shaped 15 
multi - tiered pillar , a shaped multi - tiered hole , and a shaped 
tubed structure . 
7 . The method as recited in claim 6 , wherein said shaped 
multi - tiered pillar , said shaped multi - tiered hole and said 
shaped tubed structure have cross sections of one of the 20 
following : elliptical , triangular , quadrilateral , diamond , 
polygonal , star shaped and serpentine . 
* * * * * 
